IEEE P802.11
Wireless LANs

|  |
| --- |
| Efficient TDD slot schedule mechanism text |
| Date: 2018-05-10 |
| Author(s): |
| Name | Affiliation | Address | Phone | Email |
| Saehee Bang | LG |  |  | Saehee.bang@lge.com |
| Jinmin Kim  | LG |  |  | jinmin1230.kim@lge.com |
| Jinsoo Choi | LG |  |  | js.choi@lge.com |
| Sungjin Park | LG |  |  | allean.park@lge.com |
| Sunwoong Yun | LG |  |  | sunwoong.yun@lge.com |
| Sang G. Kim  | LG |  |  | sanggook.kim@lge.com |

Abstract

This document proposes to modify of TDD Slot Schedule element. The TDD Slot Schedule Duration subfield to indicate the duration of the TDD intervals including TDD slots allocated to a STA. (11-18-0842-00-00ay-Efficient TDD slot schedule mechanism)

We propose the modification of TDD Slot Schedule element as follows :

The TDD Slot Schedule Duration subfield to indicate the duration of the TDD intervals including TDD slots allocated to a STA.

**9.4 Management and Extension frame body components**

**9.4.2 Elements**

**9.4.2.267 TDD Slot Structure element**

*Change the original text as follows*

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
|  | B0 | B1 B8 | B9 B40 | B41 B50 | B51 B54 | B55 B70 | ~~B55~~ B71 |
|  | Channel Aggregation | BW | Slot Schedule Start Time | Number of TDD Intervals in the Bitmap | Allocation ID | TDD Slot Schedule Duration | Reserved |
| Bits: | 1 | 8 | 32 | 10 | 4 | 16 | 1 |

1. —Slot Schedule Control field format

The Channel Aggregation and BW subfields are defined in Table 36.

The Slot Schedule Start Time subfield indicates the lower 4 octets of the TSF timer at the start of the first TDD interval in which the schedule takes effect.

The Number of TDD Intervals in the Bitmap subfield indicates the number of TDD intervals in the bitmap following the time indicated by the Slot Schedule Start Time subfield.

The Allocation ID subfield is set to the same value of the Allocation ID subfield in Allocation Control field of the Extended Schedule element describing the SP allocation.

TDD Slot Schedule Duration subfield indicates the duration from the start of the first TDD interval to the end of the last TDD interval in which the schedule takes effect. TDD Slot Schedule Duration subfield size is 16 bits and indicated with the unit of us.

The Bitmap and Access Type Schedule field defines the type of a TDD slot and the access permission of a DMG STA to the TDD slots covered by this bitmap. Each pair of consecutive 2 bits indicates the type and access permission of the TDD slot. A value of 00 (binary) indicates that the TDD slot is unassigned. A value of 01 (binary) indicates the STA is assigned to a simplex TX TDD slot. A value of 10 (binary) indicates the STA is assigned to a simplex RX TDD slot. Value 11 (binary) is reserved. The size of the Bitmap and Access Type Schedule field is a function of the value of the Number of TDD Slots per TDD Interval subfield in the TDD Slot Structure element, *M*, and the value of the Number of TDD Intervals in the Bitmap subfield, *Q*. The Bitmap and Access Type Schedule and the Slot Category Schedule of the TDD slots covered by the bitmap are repeated during the time indicated in the TDD Slot Schedule Duration field.

**Straw poll**

* **Do you agree to include the text for TDD slot schedule duration mechanism proposed in (11-18-0951-00-00ay-Efficient TDD slot schedule mechanism text) to the spec draft?**